Deep network packet filter design for reconfigurable devices
نویسندگان
چکیده
منابع مشابه
Reconfigurable Hardware Network Packet Scanning Structure
Denial-of-service attacks are an increasing problem in today’s networks. Embedded security systems are required as purely software defences are unable to cope with packet rates on highspeed networks. Reconfigurable logic is well suited to the changing nature of the threat. This paper introduces a packet-scanning structure that can be applied to a range of development boards and target systems. ...
متن کاملAn Evolvable Network Controller Model for Reconfigurable Network Devices
The concept of Evolvable Hardware has attracted increased attention because it offers adaptive and highly optimized systems. Also there have been some researches toward implementing reconfigurable network devices that can change their architecture while running as a network node. In combination with evolvable hardware concept we can build adaptive and self-optimizing network systems which can a...
متن کاملTowards a Deep-Packet-Filter Toolkit for Securing Legacy Resources
Users of a network system often require access to legacy resources. Providing this access is a difficult task for system administrators because the access protocols for those resources are typically insecure. A common approach is to develop a custom wrapper or proxy that securely processes user requests before forwarding them to the legacy server. The problem with this approach is that administ...
متن کاملProtocol Wrappers for Layered Network Packet Processing in Reconfigurable Hardware
A library of layered protocol wrappers processes Internet packets in reconfigurable hardware. Collectively, the wrappers simplify and streamline the implementation of high-level networking functions by abstracting the operation of lower-level packet processing functions. The library synthesizes into field-programmable gate array (FPGA) logic and is utilized in a network platform called the fiel...
متن کاملDynamic Partial Reconfigurable FIR Filter Design
This paper presents a novel partially reconfigurable FIR filter design that employs dynamic partial reconfiguration. Our scope is to implement a low-power, area-efficient autonomously reconfigurable digital signal processing architecture that is tailored for the realization of arbitrary response FIR filters using Xilinx FPGAs. The implementation of design addresses area efficiency and flexibili...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Embedded Computing Systems
سال: 2008
ISSN: 1539-9087,1558-3465
DOI: 10.1145/1331331.1331345